Interested in Cold Cathode & Vacuum Tube Logic, TTL, CPU Design and mechanical clock design.
This user joined on 01/02/2016.
Michael Ratcliffe
Inge
Yann Guidon / YGDES
matseng
Ivo Slanina
Andrew Starr
Kestler
DosFox
Richard Deininger
Mirko
Dilshan Jayakody
mit41301
Christian Stöveken
gTrigonakis
Sagi Harush
Leonard Adams
Create an account to leave a comment. Already have an account? Log In.
Create your Hackaday.io profile like Martin and many others
You are about to report the user "Martin", please tell us the reason.