As I start to "get" ECL, I discover its topological language and various methods to do the same thing.
For example a OR gate, without the common bias node of MECL10K, found in an old patent http://www.google.ch/patents/US5831454 :
So that's one thing to do : compare this topology with the common-zener one. As germanium is pretty sensitive, I wonder which circuit will work best.
The latches are another concern, apparently there are a few ways to make them, and 6 transistors per latch seems to be the minimum (12 per DFF, similar to other technologies).
Thank you Falstad :-)
The 2 transistors on the right are just to balance the current because of the gain... So I try with only one.
The sims show that the output levels are not comparable :
The inverting output has a lower range than the non-inverting output... It is indeed clamped by the base of the right-hand transistor.
Finding the right values for the resistors is another challenge, it's not mentioned in the patent (?)
With all resistors at 470, I find :
Vin-h : 3.1V
Vout : 5V - 3.1V
V/out : 3.8 - 2.6V
Anyway this is an unbalanced system because in "normal" ECL the branches are mostly independent.
The non-inverting output needs to be level-shifted...
And it is a system that has about 1.2V of hysteresis !