UniversalFPGA_STE.zipKicad project of the FPGA_STE boardx-zip-compressed - 1.26 MB - 06/09/2021 at 19:20 |
|
|
SlaveTest.zipVHDL code for the FPGA STEbus module, to turn it into a STEbus Slave module, with 16 digital inputs, 16 digital outputs, 2 analog outputs and one analog input. See comments in the main file for details about I/O addresses used by the FPGA.IMPORTANT : the Universal FPGA module must be configured as a Slave (see user's manual) x-zip-compressed - 10.84 kB - 04/01/2021 at 19:15 |
|
|
Adobe Portable Document Format - 9.13 MB - 03/07/2021 at 08:47 |
|
|
UniversalFPGA_STE.pdfSchematic diagram of the first version of the motherboard, currently being manufactured (delivery expected for March, 11th)Adobe Portable Document Format - 378.48 kB - 02/26/2021 at 06:10 |
|
|
DE0-NANO-dimensions.odsConverts mm to inches. Connectors not exactly on 0.1" grid!!! :-(spreadsheet - 6.68 kB - 02/23/2021 at 02:22 |
|
|
de0-nano_dimm2.pdfMechanical drawing of DE0-NANOAdobe Portable Document Format - 42.08 kB - 02/23/2021 at 02:21 |
|
|