Ultimate goal of the project is to implement  a digit classifier convolution neural network on an Field Programmable Gate Array (FPGA).