Alberto GarlassiThe complete project for Intel/Altera tool chain is available now. Many new functions, thanks to Steven Groom.
Improvements for Cyclone
A project log for FPGA + 3 R + 1 C = MW and SW SDR Receiver
Look mum, no ADC!
A project log for FPGA + 3 R + 1 C = MW and SW SDR Receiver
Look mum, no ADC!
The complete project for Intel/Altera tool chain is available now. Many new functions, thanks to Steven Groom.
Discussions
Become a Hackaday.io Member
Create an account to leave a comment. Already have an account? Log In.