Projects

Discover Contests Courses Stack

More

Courses Tutorials Events Hackerspaces Hackaday.com Tindie Marketplace

Sign up Log in

FPGA + 3 R + 1 C = MW and SW SDR Receiver Gallery

« Back to project

View Full Size

View Full Size

FPGA + 3 R + 1 C = MW and SW SDR Receiver Gallery

created by Alberto Garlassi • 04/12/2020 at 12:25

Look mum, no ADC!

9.4k

hardware

Software

completed project FPGA Verilog SDR Amateur Radio

About Us Contact Hackaday.io Give Feedback Terms of Use Privacy Policy Hackaday API

© 2024 Hackaday