• Parts and the simulation thereof

    Willemijn Coene03/27/2021 at 08:32 0 comments

    One of the more interesting things to do with a hardware definition language is of course the simulation of logic. Due to hefty build times when targeting an FPGA, simulation is the major way to develop and refine HDL projects. So of course hdlpy has to have a simulator.

    Read more »

  • Multi-value logic

    Willemijn Coene03/24/2021 at 13:01 0 comments

    When modelling hardware you run into the subject of multi-value logic. Inevitably, because digital logic is more than just ones and zeroes: there's also high impedance signals and their interactions with other signals to model.

    Thus I had to settle upon a multi-value logic system for hdlpy.

    Read more »