Close

CPU

A project log for My CP/M V3

Version 3 of My CP/M uses an UART (rather than firmware serial) and 256kb or 512kb Flash ROM chips as disks

agp.cooperagp.cooper 07/03/2021 at 06:040 Comments

The CPU Schematic

Here is the schematic:

Nothing really unique here.  Typical address bus decoding (IC9) and IO/MEM RD/WR.

AlanX

Discussions