Close

Untested fixes in r1

A project log for ABNielsen.com 6502 SBC

Complete 6502 single board computer with 50x29 lines "VGA" output and PS/2 input

Anders NielsenAnders Nielsen 10/21/2021 at 15:330 Comments

The new revision on Github has a few differences to the last tested version. 

On r0 pin 15 of U20 (Chip enable of the VGA signal) is connected to ground. On r1 it is connected to the inverted reset signal(through a spare inverter on U14) through a pullup resistor. 

Technically this should make it possible to RC-delay the VGA output signal until the VRAM is cleared by code - instead of having random data in the blanking periods that could damage a real CRT screen. 

If this was really ~1979 I would definitely implement the VGA blanking periods in hardware.

Discussions