A set of example programs were written in Verilog, which demonstrate how to use the trainer board's hardware components under the Open Source toolchain. Below is a screenshot showing the workflow of editing the Verilog source code, and the 'make all' command in a different window doing the heavy lifting of synthesis, place&route, bitstream generation and upload to the board.
Become a Hackaday.io Member
Create an account to leave a comment. Already have an account? Log In.