Close

Made a System Design Document

A project log for Flux Capacitor in CPU Pipelines

A module in CPU pipelines that'll end all of the troubles related to the sequential nature of instruction execution, by means of Time Travel

Eduardo CorpeñoEduardo Corpeño 08/20/2014 at 22:570 Comments

It's still very basic and vague but it will be much more detailed soon.

Discussions