Close

VHDL vs Verilog

A project log for FPGA Tips

FPGA: What they are when to use and when not and if then how?

Antti LukatsAntti Lukats 08/26/2015 at 20:072 Comments

Going random:

  1. it is of benefit to be able at least to understand both
  2. in many cases it is possible to use them mixed in same design
  3. verilog == c
  4. VHDL == Pascal (Module)
  5. if you use ICE FGAS, with verilog less hassle
  6. ASIC world prefers verilog
  7. FPGA world prefers VHDL
  8. simulation testbenches are easier in verilog

There is no one winner.

Discussions

Dimitar Tomov wrote 09/02/2015 at 08:36 point

By the way I've been trying to understand with my preliminary knowledge for FPGA development why VHDL is preferred in designing glue logic and for high-level ASIC as LTE modems, etc.

To me Verilog makes more sense , not only because it resembles C and that's my mojo, but also in terms of clarity in Debugging. Including readability of the source <> maintaining the code. 

Yet again I admit I have preliminary knowledge and very narrow experience  with FPGA. Been eager to start for some time now. With DIPSY + New architecture in mind I've decided the postponing have been long enough ;)

Thanks in advance for the time :-) Looking forward to your answers.

  Are you sure? yes | no

Yann Guidon / YGDES wrote 08/26/2015 at 20:51 point

VHDL diehard here ;-)

  Are you sure? yes | no