Alberto Garlassilvds_rf_input.sv is now in the Cyclone directory.
Added a missing file for the Cyclone tree.
A project log for FPGA + 3 R + 1 C = MW and SW SDR Receiver
Look mum, no ADC!
A project log for FPGA + 3 R + 1 C = MW and SW SDR Receiver
Look mum, no ADC!
lvds_rf_input.sv is now in the Cyclone directory.
Discussions
Become a Hackaday.io Member
Create an account to leave a comment. Already have an account? Log In.