Alberto GarlassiOther files for the Cyclone project are missing, we are working on it.
Sorry for this, please be patient.
Other Cyclone's files are missing
A project log for FPGA + 3 R + 1 C = MW and SW SDR Receiver
Look mum, no ADC!
A project log for FPGA + 3 R + 1 C = MW and SW SDR Receiver
Look mum, no ADC!
Other files for the Cyclone project are missing, we are working on it.
Sorry for this, please be patient.
Discussions
Become a Hackaday.io Member
Create an account to leave a comment. Already have an account? Log In.