Alberto GarlassiThe complete project for Intel/Altera tool chain is available now. Many new functions, thanks to Steven Groom.
Improvements for Cyclone
一個 project log 因為 FPGA + 3 R + 1 C = MW and SW SDR Receiver
Look mum, no ADC!
一個 project log 因為 FPGA + 3 R + 1 C = MW and SW SDR Receiver
Look mum, no ADC!
The complete project for Intel/Altera tool chain is available now. Many new functions, thanks to Steven Groom.
討論
成為 Hackaday.io 會員
建立帳戶來新增留言 已經有帳號了? 登入.