30 Results for "《 예약문의 OIO≡⑧④89≡83O⑥》선릉레깅스룸㉹ベgrace레깅스룸Ｓ선릉레깅스룸선릉레깅스е я레깅스룸비용superstition 강남레깅스룸′강남레깅스§８fetch"

Camera Streaming from Petalinux on Zedboard to PC
Project by Nikos Katsaros
The goal is to stream images from a camera connected to a Zedboard running Petalinux, via TCP sockets to a Client PC
- 16
- 8

Black Mirror Project | a MR Metaverse Portal
Project by BetaMax
A Hardware Implementation of a Experimental Device for Research on Interactive Telepresence and Collaboration Tools based on JanusVR Portals
- 2k
- 18

Play FPGA like Arduino
Project by Changyi Gu
Build cool things with M10. For starters, you can build a Lego Monster Truck with it. For more fun, how about home automation through DTMF?
- 54
- 71

MARK-II
Project by Vladislav Mlejnecký
Simple SoC written in VHDL.
- 17
- 15

16-bit 'modern' homebrew CPU
Project by ErwinM
DME is 16-bit custom CPU complete with a full software stack and a multi tasking operating system.
- 36
- 35

TRACKER
Project by madivak
Tracker using ATmega with added EEPROM Storage capabilities
- 14
- 12

Dawn - the SUBLEQ operating system by Geri
Project by Geri
Dawn - the SUBLEQ operating system by Geri
- 1.3k
- 13

DEXT Meteor:
Project by london almida
The DEXT Meteor is a powerful and small FPGA computer with a unique OS.
- 19
- 11

Nand to Tetris in Verilog Part 2 - Verilator
Project by Aria
This project includes info I've used to use to simulate Nand2Tetris (Compiling Verilog to C++ and using a test bench in C++)
- 2
- 1

Nand2Tetris in Verilog Part3 - Verilator and SDL2
Project by Aria
This project will show how to use Verilator with libSDL2 to simulate the Verilog version of the Nand2Tetris ALU in compiled C++.
- 4
- 4

The Last Psion
Project by Alex Brown
Resurrecting Psion's SIBO/EPOC16 Platform For The 21st Century
- 74
- 51

netpp node
Project by Martin
Networked remote control on FPGA SoC
- 62
- 5

Akita
Project by AVR
A powerful embedded platform combining the Beagle SiP and Lattice ECP5 FPGA
- 489
- 15

QNICE-FPGA
Project by sy2002
QNICE-FPGA is an Open Source 16-bit computer system built as a fully-fledged System-on-a-Chip in portable VHDL on a FPGA.
- 9
- 6

FPGA + 3 R + 1 C = MW and SW SDR Receiver
Project by Alberto Garlassi
Look mum, no ADC!
- 49
- 40

|<
<
1
2