Containing a sizable capacitor bank, this PCB initiates the main capacitor discharge via the use of a trigger mechanism with current limiting techniques. The primary limitation is electrical clearance and the requirement to use surface mount packages, which are limited in their maximum pulsed capability when compared with their though-hole counterparts.