testbench.vThe normal testbench. You only need this file if you are not using EDAPlayground as a simulator (since the file is already there).x-verilog - 500.00 bytes - 06/21/2018 at 22:20 |
|
|
testbench-display.vAlternate testbench that adds $display statements. This isn't as useful on EDAPlayground (although it does show up in the console), but if you use your own simulator it shows how you can do essentially "printf debugging" in your testbenches.x-verilog - 710.00 bytes - 06/21/2018 at 22:20 |
|
|
design.vThe actual adder design. You only need this file if you are not using EDAPlayground as a simulator (since the file is already there).x-verilog - 740.00 bytes - 06/21/2018 at 22:20 |
|