At these clock frequencies, this technique of dividing down the clock is OK, but usually you'd rather use the FPGA's clock circuitry like a PLL or DLL to generate different timings, if possible. How you do this will depend on your FPGA and won't work...