Close

105 Results for "rtl-sdr"

  • Cyberdeck for 2024 Challenge
  • Details     from Cyberdeck for 2024 Challenge
  • When my station isn't in a radio silence and doing really Recon passively and connect my wire or buy 5G or Wi-Fi it will have access to my personally trained large language model, convolutional neural network, with several additional modules and an agent...

  • XOR Gates
  • Log     from LCPU - A CPU in LED-Transistor-Logic (LTL)
  • As a next step we will look into options to design XOR2 gates in LTL. A straightforward approach is to build a XOR2 gate from 4 NAND gates. This is simple and robust, but results in a propagation delay of three NAND2 equivalent. Not perfect for fast...

  • Validating Actual Hardware
  • Log     from NE555 Dice Inversion
  • The PCB in all its glory Validation First step is to test the clock generation. The scope image below shows how the CD4017 generates the nonoverlapping two phase clock (clk and clk_n) from the input clock signal. It appears that the CD4017 is able to...

  • Hello Debugger!
  • Log     from BoxLambda
  • Recap Here’s a summary of the current state of BoxLambda. We currently have: A test build consisting of an Ibex RISCV core, a Wishbone shared bus, internal memory, a timer, two GPIO ports, and a UART core.A simple Hello World and LED toggling test program...

  • Hack Chat Transcript, Part 1
  • Log     from Cyberdeck Brainstorming Hack Chat
  • Jame511:51 AMA cyberdeck already exists for the billions it's called a laptop jordanbrandes11:51 AMa laptop lacks expression cyzoonic11:51 AMAll my work is open source. back7.co11:51 AMSome of my work is open source, :D jordanbrandes11:52 AMhaving finally...

  • AM Band Voice Frequency Marker
  • Details     from AM Band Voice Frequency Marker
  • The idea is simple: generate an entire broadcast band of stations at once. The first prototype (software-only) makes each station announce its own frequency in a synthesized voice. This is convenient for aligning and testing antique or simple radios,...

  • BoxLambda Architecture, First Draft.
  • Log     from BoxLambda
  • In this post, we organize the key components from the previous posts into an architecture diagram. Along the way, we identify a few new components. None of what’s shown here is set in stone. The diagrams below contain some speculative pieces and there...

  • Luggage
  • Details     from Luggage
  • The case is a Peli 1300 "Protector" which I got second-hand from eBay. First task, cleaning off the original industrial labels (paint scraper + solvent) and then replacing the damaged handle and clips. (Part of the RS components order, along with the...

  • NMOS Logic and Discrete MOSFET Types
  • Log     from Discrete NMOS Logic in 2020
  • The most basic NMOS gate, an inverter, consists of a load resistor and an N-MOSFET as shown below. NAND and NOR gates can easily be formed by using two N-MOSFETS, more complicated gates are formed by combinations thereof.---------- more ---------- Some...

  • Building Software and Gateware with CMake and Bender.
  • Log     from BoxLambda
  • Recap This is a summary of the current state of affairs for BoxLambda. We have: An Ibex RISC-V core, a Wishbone shared bus, a Debug Core, internal memory, a timer, two GPIO ports, and a UART core.A Picolibc-based standard C environment for software...

  • Hello, World
  • Details     from Hello, World
  • Most of the CPLD or FPGAs having both Configuration Flash Memory (CFM) and User Flash Memory (UFM). This simple and fun project explains how we can utilize the UFM and adding a simple binary counter can be used to display messages using POV. This...
Going up?

About Us Contact Hackaday.io Give Feedback Terms of Use Privacy Policy Hackaday API

© 2024 Hackaday