IntelliJ IDEA-based Verilog IDE
Not a member? You should Sign up.
Already have an account? Log in.
To make the experience fit your profile, pick a username and tell us what interests you.
Initial work, with a Verilog lexer, parser, highlighter, and reference resolver (thus covering some of the most useful basic features in my view). Now moving into integration with ISE tools as a build configuration.
View project log
Clone repository from Github.
Import project into IntelliJ IDEA and build.
View all instructions
Create an account to leave a comment. Already have an account? Log In.
Daan Pape
freeflightlab
Ben Turley
Wojciech Kaczmarski
Become a member to follow this project and never miss any updates
By using our website and services, you expressly agree to the placement of our performance, functionality, and advertising cookies. Learn More
Yes, delete it Cancel
You are about to report the project "XIdea", please tell us the reason.
Your application has been submitted.
Are you sure you want to remove yourself as a member for this project?
Project owner will be notified upon removal.