Close

VHDL library for gate-level verification

Back to project overview

Collection of ASIC cells and ProASIC3 "tiles" in VHDL so I can design and verify optimised code without the proprietary libraries

Discussions