YGREC8_20231214.tbz

VHDL assembler works

x-bzip-compressed-tar - 205.14 kB - 12/14/2023 at 05:52

Download

YGREC8_20231012.tbz

The new wave of manuals. No source code yet.

x-bzip-compressed-tar - 141.32 kB - 10/12/2023 at 05:52

Download

YGREC8_VHDL.20211120-2.tgz

x-compressed-tar - 372.71 kB - 11/20/2021 at 14:46

Download

YGREC8_VHDL.20211120.tgz

x-compressed-tar - 372.09 kB - 11/20/2021 at 08:56

Download

YGREC8_VHDL.20211118.tgz

assembler refactored, supports DW and re-assembly

x-compressed-tar - 360.31 kB - 11/18/2021 at 17:29

Download

YGREC8_VHDL.20211114.tgz

ALU8 still bork and assembler is incomplete

x-compressed-tar - 359.56 kB - 11/14/2021 at 08:08

Download

YGREC8_VHDL.20211112.tgz

a better assembler starts to work.

x-compressed-tar - 358.68 kB - 11/12/2021 at 06:18

Download

dictionary.vhdl

a dynamic lookup table for the assembler's symbols

x-vhdl - 5.47 kB - 11/08/2021 at 11:21

Download

YGREC8_VHDL.20200825.tgz

some syntax highlighting, new SR FF macros

x-compressed-tar - 351.15 kB - 08/25/2020 at 04:42

Download

YGREC8_VHDL.20200821.tgz

TAP's Selector unit OK

x-compressed-tar - 349.16 kB - 08/22/2020 at 00:52

Download

YGREC8_VHDL.20200815.tgz

TAP bit scrambling order is working again

application/x-compressed-tar - 301.32 kB - 08/16/2020 at 01:53

Download

YGREC8_VHDL.20200814.tgz

Back to Gray6s...

x-compressed-tar - 297.88 kB - 08/15/2020 at 04:45

Download

YGREC8_VHDL.20200813.tgz

Gray7 OK !

x-compressed-tar - 278.49 kB - 08/13/2020 at 03:24

Download

YGREC8_VHDL.20200812.tgz

MUX64 & Gray7s behav.

x-compressed-tar - 278.29 kB - 08/12/2020 at 15:24

Download

YGREC8_VHDL.20200811.tgz

TAP reboot, "SYNTHESIS OK" on some files

x-compressed-tar - 259.30 kB - 08/11/2020 at 06:26

Download

YGREC8_VHDL.20200801.tgz

TAP/Slice in the works...

x-compressed-tar - 358.84 kB - 08/02/2020 at 02:00

Download

YGREC8_VHDL.20200730.tgz

Instruction debug slice added.

x-compressed-tar - 334.00 kB - 07/30/2020 at 21:30

Download

YGREC8_VHDL.20200728.tgz

The selector works. TAP's core is almost done :-)

x-compressed-tar - 320.59 kB - 07/28/2020 at 01:57

Download

YGREC8_VHDL.20200727.tgz

TAP/Counter added (and lib fixed)

x-compressed-tar - 318.65 kB - 07/27/2020 at 06:07

Download

YGREC8_VHDL.20200723.tgz

Great progress on TAP (MUX64 / BBT-BC and Gray counter done)

x-compressed-tar - 263.17 kB - 07/22/2020 at 23:34

Download

YGREC8_VHDL.20200718.tgz

a few things work, TAP and ALU are in development...

x-compressed-tar - 241.87 kB - 07/18/2020 at 04:53

Download

INC8_ASIC_test.cjs

INC8 (version ASIC) with some test features

cjs - 5.08 kB - 07/15/2020 at 18:49

Download

CLA8_NAND.cjs

CircuitJS source code for the NANDified Carry Lookahead

cjs - 7.64 kB - 03/17/2020 at 00:05

Download

Add8.cjs

source code of the CLA8 for <a target="_blank" rel="noopener noreferrer" href="http://falstad.com/circuit">falstad.com/circuit</a>

cjs - 8.16 kB - 03/05/2020 at 23:24

Download

YGREC8_VHDL.20200119.tgz

Added FSM<br>ALU_2020 is bork, needs debug

x-compressed-tar - 143.02 kB - 01/19/2020 at 04:14

Download

YGREC8_VHDL.20200105.tgz

x-compressed-tar - 138.15 kB - 01/05/2020 at 05:34

Download

YGREC8_VHDL.20191231.tgz

Last release of 2019, new start for 2020 with the new, ASIC-friendly, ROP2 unit

x-compressed-tar - 119.74 kB - 12/31/2019 at 02:05

Download

FrontPanel_coords_4.dia

x-dia-diagram - 7.42 kB - 09/29/2019 at 05:07

Download

FrontPanel_coords_4_seri.dia

x-dia-diagram - 4.74 kB - 09/29/2019 at 05:07

Download

YGREC8_VHDL.20190422.3.tgz

R7 decoder in A3P tiles

x-compressed-tar - 174.65 kB - 04/22/2019 at 01:39

Download

YGREC8_VHDL.20190422.tgz

a better decoder for the register set

x-compressed-tar - 173.01 kB - 04/21/2019 at 17:58

Download

YGREC8_VHDL.20190421.tgz

Redesigning the register set

x-compressed-tar - 155.92 kB - 04/21/2019 at 00:13

Download

YGREC8_VHDL.20190412.tgz

New gates library, better ALU and decoder

x-compressed-tar - 152.59 kB - 04/11/2019 at 23:23

Download

YGREC8_VHDL.20190404.tgz

more versions of the ALU8 decoder

x-compressed-tar - 148.85 kB - 04/04/2019 at 23:10

Download

YGREC8_VHDL.20190401.tgz

spun off the decoder logic for deglitching

x-compressed-tar - 144.44 kB - 04/01/2019 at 02:57

Download

YGREC8_VHDL.20190328.tgz

ALU implemented as 3-input logic gates

x-compressed-tar - 143.44 kB - 03/28/2019 at 20:20

Download

YGREC8_VHDL.20190325.tgz

ALU redesigned

x-compressed-tar - 109.39 kB - 03/25/2019 at 05:22

Download

YGREC8_OpcodeMap_v2.svg

AND and XOR swapped for the new ALU design

svg+xml - 24.80 kB - 03/23/2019 at 01:09

Preview

YGREC8_VHDL.20190317.tgz

new assembler/disassembler in VHDL

x-compressed-tar - 101.43 kB - 03/17/2019 at 02:53

Download

YGREC8_InstructionFormat_v7.svg

svg+xml - 11.40 kB - 01/13/2019 at 23:30

Preview

YGREC8_OpcodeMap_v1.svg

svg+xml - 24.80 kB - 01/13/2019 at 22:24

Preview

YGREC8_VHDL.20190101.tgz

assembly passes self-tests

x-compressed-tar - 114.55 kB - 01/01/2019 at 15:25

Download

YGREC8_VHDL.20181230.tgz

assembler reboot, not finished but promising !

x-compressed-tar - 113.57 kB - 12/30/2018 at 07:05

Download

YGREC8_VHDL.20181101.zip

Added the proasic3 VHDL library for rough gate-level simulations, many incoherent or obsolete files though.

Zip Archive - 109.48 kB - 11/01/2018 at 16:04

Download

YGREC8_InstructionFormat_v5.svg

V5 with Imm4 field

svg+xml - 10.89 kB - 11/01/2018 at 15:59

Preview

YGREC8_VHDL.20181017.tgz

Added the ProASIC3 &quot;tiles&quot; library

x-compressed-tar - 60.71 kB - 10/17/2018 at 04:14

Download

ygrec8_20180116_yg.svg

Core diagram in SVG, added LDCx MUXes

svg+xml - 17.96 kB - 01/17/2018 at 17:38

Preview

YGREC8_InstructionFormat_v3.svg

Imm9 removed

svg+xml - 6.99 kB - 01/12/2018 at 18:57

Preview

YGREC8_VHDL.20171209.tgz

Added: license, readme, mustfail...

x-compressed-tar - 36.61 kB - 12/08/2017 at 23:21

Download

ygrec8.nanorc

Coloration syntaxique pour l&apos;&#xE9;diteur de texte Nano

nanorc - 1.16 kB - 12/08/2017 at 14:43

Download

ygrec_debug.svg

How the YGREC8 is split and controlled for debug, development and test

svg+xml - 8.55 kB - 12/03/2017 at 16:26

Preview

ygrec8_20171122_yg.svg

core diagram in SVG

svg+xml - 16.46 kB - 12/03/2017 at 16:26

Preview

YGREC8_InstructionFormat_v2.svg

Instruction format diagram in SVG

svg+xml - 7.50 kB - 12/03/2017 at 16:16

Preview

YGREC8_VHDL.20171117.tgz

Starting to code the assembler.

x-compressed-tar - 19.08 kB - 11/17/2017 at 09:51

Download

YGREC8_VHDL.20171116.tgz

Executes its first instructions, and other enahncements

x-compressed-tar - 16.41 kB - 11/16/2017 at 05:28

Download

YGREC8_VHDL.20171114.tgz

Added some BRAM blocks and ... a core ! (it compiles but need to be tested now)

x-compressed-tar - 14.65 kB - 11/14/2017 at 06:41

Download

YGREC8_VHDL.20171113.tgz

much better integration now.

x-compressed-tar - 9.38 kB - 11/13/2017 at 02:19

Download

YGREC8_VHDL.20171112.tgz

ALU, SHL, REG, INC8, INC16...

x-compressed-tar - 7.53 kB - 11/12/2017 at 05:22

Download

YGREC8_VHDL.20171111.tgz

ALU, SHL and REG units, with their testbenches and 2 versions each, targeted for A3P FPGA.

x-compressed-tar - 5.69 kB - 11/11/2017 at 14:49

Download

ALU8.tgz

2 versions of the ALU, one testbench and one script to run it all with GHDL.

application/x-compressed-tar - 2.33 kB - 11/10/2017 at 07:06

Download