I am a graduating Computer Engineering student at Gonzaga University looking to improve my FPGA design and verilog skills.
This user joined on 01/14/2019.
A list of projects that will help retrain me in Verilog.
Curated by Robert Johnson
gir
Al Williams
Liam Lacey
jlbrian7
Rieul Techer
youkito1991
varvara guljajeva
Robbo
Emerica
Xylitol
Bruce Land
omersiar
nick.r.brewer
Max2Play
Andrew
velorider
Dimitris Matsoukas
justin.richards
Create an account to leave a comment. Already have an account? Log In.
Create your Hackaday.io profile like Robert Johnson and many others
You are about to report the user "Robert Johnson", please tell us the reason.