Close
0%
0%

ECM-16/TTL homebrew computer

16 bit Computer made from ttl logic chips

Public Chat
Similar projects worth following
The aim of this project is to build functional computer, based around 16 bit datapath, from scratch, by using logic chips of 74hc family. There are three parts of this project: hardware design, hardware build, writing software.
For design, the "Digital" logic simulator (Logisim clone from H.Neeman, https://github.com/hneemann/Digital) is used. After part of the simulation is fully designed and works, and there are no further design change is planned, it is actual building/soldering begins. Throughout all this time software for computer is developed, and this development is not stopped after hardware completion. I plan to release instruction set and *.dig files publicly (when it becomes stable) , so anyone interested can write their own software for this computer, or tinker with it's design.

Computer design goals:

Architecture:

RISC-like – inspired by MIPS, but is quite different. This is Load/Store architecture, meaning that ALU operations are only applied on data in registers, and for using data from memory it should be first loaded to these registers, or stored from them back to memory, in separate instruction cycle.

16-bit computer, 16-bit wide registers, 16-bit wide ALU and 16-bit bus.

Memory consists of 16-bit words.

Up to 8M bytes can be addressed, byte-addressable memory.

Component base: 74HCxx SSI and MSI chips (Elementary logic, multiplexers, flip-flops, 8-bit registers, and counters).

Input-output

Input: keyboard.

Output: Monitor (TV) characters, pseudographics, bitmap.

Mass storage: 1GB CompactFlash card through Parallel ATA interface.

Registers

Register file: 8 16-bit registers, 2-address/3-address

2-address mode:

First address read-write access, provides A operand for ALU and is overwritten by ALU (when write-enabled), gets written to from bus and enabled to bus.

Second address is read-only, provides B operand for ALU.

3-address mode:

First address (A operand) is written with result of ALU operation on 2 registers (B and C operands). C operand has restriction that it cannot be GPR0 or GPR1.

Program counter: presettable synchronous counter – 24 bits

Instruction register: holds running instruction.

Memory address register – 24 bits, can address up to 16M locations

Stack pointer: presettable synchronous up/down counter – 24 bits

Frame pointer: special 24 bit register for temporary storage of SP value.

ALU (16-bit)

Functions: ADD, SUB, AND, NOR, XOR, SHIFT, ROTATE

B operand modifications: no, invert (1-complement), twos complement, replace with: 0, 1-255.

Adder: fast adder (with carry look-ahead) for high speed.

Address AU ( 24-bit )

Arithmetic unit, add and subtract for indexed address calculation.

Computer050.zip

Added byte addressing mode; fixed couple of wiring bugs. Additionally, the simulation is pre-loaded with integer calculator program (decimal input and output), which does additions, subtractions, multiplications and divisions (also can calculate remainder of division). Numbers can be up to 9 digits long.

application/x-zip-compressed - 1.67 MB - 01/13/2020 at 06:37

Download

Computer042.zip

Several bugs fixed, addressing logic remade from scratch, so it more regular, plus adding true subroutine calls. Comes pre-loaded with 16-bit positive integer multiplication program, input and output are hexadecimal.

x-zip-compressed - 2.29 MB - 12/12/2019 at 05:44

Download

asm3.zip

Third version of assembler; supports constant and address labels, several directives.

x-zip-compressed - 1.46 MB - 12/12/2019 at 05:42

Download

asm2.zip

Second version of assembler: couple of bugs fixed, now can have arbitrary number of spaces in lines, and, most important, address labels are supported.

x-zip-compressed - 1.43 MB - 11/30/2019 at 08:20

Download

asm.zip

simple assembler for code for use with simulated computer

application/x-zip-compressed - 1.43 MB - 11/24/2019 at 13:24

Download

View all 8 files

  • Second RegFile board done (Src1 selector)

    Pavel04/25/2021 at 17:28 0 comments

    A quick update on current progress: the second board for Register File is now complete. It is a 16-bit 8-to-1 multiplexer, almost the same as the previous board, only this one has additional 3-state output.

    Next will be a "backplane" board for registers. That board will have some logic on it (a couple ICs), and many connectors to which individual small register boards are to be connected.

    Here is the photo of Src1 selector board:

  • First RegFile board complete

    Pavel04/21/2021 at 12:49 0 comments

    The first board done for the register file is the selector for the output, which is to be used as Src2 input to ALU. This is conceptually most simple and most familiar part, as the similar board was already been built for the ALU.

    Hire is the new board:

    Plans for the future:

    Next will be similar board, selector for ALU Src1 input. It will also have additional tri-state output meant to be the output directly to the data bus, which is needed for reg-reg transfers (MOV operations) and for storing data to memory. This independent output from register file to bus, circumverting the ALU is not strictly necessary, but is desirable in view of reducing propagation delays.

    On the whole RegFile, regarding creation of single interface board similar to the one for ALU, I think it still an OK idea. I am not yet sure how it will look like, only that it will be integrated with register display. 

    As for Register Display -- I want to see the contents of all registers at a glance. But not only contents, but also the indication of which registers are selected to outputs as well as to which of the registers is being written. I gather, this has good aesthetics (all the blinky lights) in addition to strictly functional role of being able to monitor and tracking instruction execution. It could be particularly helpful at the commissioning stage, to ensure all instructions work as desired.

    Here is schematic view of what this display is going to be:

  • Register File building start

    Pavel04/08/2021 at 17:54 1 comment

    This entry is just an announcement of start of building the Register File component. It should serve as the statement of commitment.

    The Register File will have eight 16-bit registers, and their selection logic.

    Here is how I envision its boards arrangement: there would be just 3 big boards ( two 8-to-1 multiplexer boards, and one "RF backplane" board, which will have a handful of chips on it and 8 slots for small register boards), and 8 small boards each having two 74HC273 chips and LEDs indicating content and selection status. The individual small register boards are to be connected to "RF backplane" through pin header connectors.

    I am not sure if I need single interface board similar to one I've done for ALU. 

    Overview schematic of Register File to be built:

  • ALU is complete!

    Pavel04/03/2021 at 20:52 4 comments

    Today I finished the building of Arithmetic-Logic Unit for my CPU! 

    It took almost 3 months, 7 big perfboards and 124 logic chips (logic gates, multiplexers and a couple of bus drivers).

    It can operate at up to 5 MHz, and draws up to 200 milliamps of current.

    Description:

    Inputs/outputs

    This ALU has five inputs:

    1 -- microinstruction, which has 8 lines controlling the operation of the whole ALU:  

    - ALU_enable line, which enables ALU operation result to the data bus,

    - 3 lines selecting one of the eight types of ALU functions,

    - Carry_in_enable line (controlling several function flavours),

    - Arithmetic_shift line (used only when Shift function is selected),

    - Subtract/Invert/Reverse line, which inverts the second operand in two-operand functions, and reverses the shift direction,

    - Use_const line, which replaces second operand with 8-bit constant value sourced from instruction;

    2 -- Carry_in, which has only 1 line and carries the value of carry_in, used in arithmetic operations;

    3 -- Src1, 16-bit, the first operand;

    4 -- Src2, 16-bit, the second operand;

    5 -- Const, 8-bit , the substitute second operand, sourced from the instruction.

    The ALU also has 2 outputs:

    1 -- Result, 16-bit;

    2 -- flags, 4 lines, the side effects, which are to be stored into status register and used in further ALU operations or in conditional jumps (branch operations):

    - Carry_out,

    - Overflow,

    - Negative,

    - Zero.

    Functions

    This ALU is capable of 8 types of functions most of which have several variants, all operating on 16-bit data:

    1: Byte Sign Extend -- simple function which replaces high 8 bits of the Src1 input with copies of bit 7 of this input;

    2: Shift -- shifts word given in the Src1 input by 1 bit, has several flavours:

      a) shift left (default),

      b) shift right,

      c) arithmetic shift right (preserves most significant bit),

      d) rotate left through carry (msb outputs as carry_out, while carry_in goes into lsb),

      e) rotate right through carry (lsb outputs as carry_out, while carry_in goes into msb);

    3: Rotate -- rotates the word given in the Src1 input to the left by set amount of bits, has two flavours:

      a) rotate using amount encoded into instruction,

      b) rotate using amount given by Src2 input;

    4: Invert: simply inverts all bits of the Src1 input;

    5: ADD (more exactly, instruction which uses the adder), has several flavours:

      a) Add value of Src2 to the value of Src1,

      b) Add value of Src2 and Carry_in to the value of Src1,

      c) Add Const value to the value of Src1,

      d) Add Const value and Carry_in to the value of Src1,

      e) Subtract value of Src2 from the value of Src1,

      f) Subtract value of Src2 with borrow (Carry_in) from the value of Src1,

      g) Subtract Const value from the value of Src1,

      h) Subtract Const value with borrow (Carry_in) from the value of Src1,;

    6: XOR, has 4 flavours:

      a) Src1 XOR Src2,

      b) Src1 XOR Const,

      c) Src1 XOR ~Src2,

      d) Src1 XOR ~Const;

    7: OR, has 4 flavours:

      a) Src1 OR Src2,

      b) Src1 OR Const,

      c) Src1 OR ~Src2,

      d) Src1 OR ~Const;

    8: AND, has 4 flavours:

      a) Src1 AND Src2,

      b) Src1 AND Const,

      c) Src1 AND ~Src2,

      d) Src1 AND ~Const.

    Speed

    I have measured signal delay of the whole circuit -- well, the worst case delay, or the delay of the longest path, to be exact. 

    This worst delay is incurred in following situation: when Src1 has value 0xFFFF, and Src2 has value 0x0000 (which is changed to 0x0001), and operation is addition. Measured output is the Zero flag. On the scheme below is the path, outlined by orange line:

    The signal change needs to propagate through Incrementor, Negator, Fast Adder ( actually, all 4 four-bit sections of it), function selector and finally, zero detector. As per the model, this is 19 gate delays.

    The propagation time was measured to be 76 to 80 nanoseconds, which is consistent with the model and...

    Read more »

  • ALU interface board

    Pavel03/29/2021 at 18:17 0 comments

    When completing function selector board I got the idea to make yet one more board for ALU. This last board should provide a single interface through which the ALU would be connected to the rest of the CPU. Also I hoped that magnitude determination circuit would not be too complex and be able to fit on this board. Turned out  this wasn't main concern -- I think, it could be fit on that board with place to spare; the main drawback was long chain of OR gates needed which would make signal propagation big issue. So I opted to have a small function of byte sign extend (BSE) which is just copies bit 7 to all the higher bits.

    Instead of adding a complex ALU function to the interface board, I opted to make it a display for the ALU: it has LED banks to show inputs and outputs, as well as individual LEDs to show flags and to indicate which instruction ALU is doing at the moment.

    Also the board has bus drivers on result output which make use of ALU enable signal -- if it is 0, the ALU output is floating.

    Below is board's photo with captions:

    Next step is integrating all these boards into functional ALU, and testing it out.

  • Thoughts on magnitude determinator

    Pavel03/10/2021 at 08:17 0 comments

    I finally came up with the circuit that converts 16-bit number into its size (i.e. finding how many bits is the number without leading zeroes).

    It has 3 stages:

    - first -- make all bits after the most significant "one" bit to be also "one" bits ( like 0001 0110 => 0001 1111 ), using OR gates;

    - second -- find an edge with XOR gates -- this turns the 0001 1111 number into 0001 0000;

    - third -- encode result from second stage into the final magnitude value ( 0001 0000 => 0000 0101, i.e. there are 5 bits in number );

    Here is the schematic:

    One significant drawback here is the long ripple through OR gates, which makes all action up to 18 gate delays long, which is likely one of the longest paths in ALU circuit. This is subject for further investigation right now. Maybe there is a way to make this go faster with fancier wiring.

    As for the time being, I am thinking and trying to evaluate, if this circuit is needed at all. It can be most useful in division routine, and maybe also in floating point routines, but I am not seeing this as frequently used feature. All it does can be done with other ALU parts, in several operations.

  • Function selector board; ALU refining, part 3

    Pavel03/07/2021 at 15:55 0 comments

    The function selector board is completed.

    This is 16-bit 8-to-1 multiplexer, using 16 74HC151 chips, and quite a lot of wire.

    Here it is:

    Additional ALU refinements

    1. Adjusting ROT instruction:

    For now, the ROT instruction can only be used with rotation value hardcoded into instruction itself.  Very recently it occurred to me that with a small change (addition of one 4bit 2-to-1 multiplexer) it could be made so that it also can take the rotation value from Src2 register.

    The ROT instruction will need addition of one more 74HC157 chip to be modified this way.

    2. Replacing ZERO instruction by something more useful:

    There are several ways to put zero value into register: could be subtraction from itself, or XOR with itself, or OR with zero, and maybe some other ways. So, having special instruction ZERO feels unnecessary. Therefore, I decided to incorporate some additional functions into the ALU, the Byte Sign Extend (BSE) and Magnitude (Mag). 

    BSE would just copy bit 7 into all higher bits, making byte values signed.

    Mag should give the size of a number in bits, i.e. if there is number 0b 0000 0110 1100 1100 in source register, 

    the result would be 0b 0000 0000 0000 1011 (the number is eleven bits).

    This will probably take one more board, and together with all boards already soldered, fully functional ALU can be assembled.

    ALU scheme with updates:

    UPD:

    1: Rotation amount source selector is added to barrel rotator board:

    2: Thoughts on scaling back additional functionality:

    As I am trying to come up with the circuit that would output number magnitude, it starts to seem that this is a non-trivial task, and such circuit most probably won't be implemented.

    So, this would leave only BSE function, which is implemented only by wiring.

  • Misc and Barrel rotator boards are complete

    Pavel03/01/2021 at 08:21 0 comments

    Since the last update I've soldered , assembled and tested two new boards -- one containing multiple functions, and other - barrel rotator, which performs arbitrary bit rotations of 16-bit words.

    Miscellaneous components board

    Here is overall scheme of ALU, with components on the Misc board are in shaded area:

    The components take from 3 (zero detector) to 7 (shifter) chips, so all of them were possible to place on single board.

    Here is the board itself:

    Barrel Rotator board

    The barrel rotator performs word rotations to the left by an amount ranging from 0 to 15 bits, in one clock cycle. This module is useful for operations like swapping bytes in the word, or for speed-up of operations involving floating point numbers. 

    It is constructed as 4 levels of 16-bit 2-to-1 multiplexers, each level multiplexing increasingly disparate bits, here is the schematic:

    and the actual board looks like this:

    ___________________________________________________________________________

    For ALU completion, only one board is left to be completed -- the 16-bit 8-to-1 multiplexer, which will select one of the outputs from previously created boards.

    After that  I'll start working on the Register File, and beginnings of the control module. 

  • Register File / Main data path design

    Pavel02/18/2021 at 13:37 0 comments

    This is just an overview of the core number crunching component of the processor:

    There are two parts to it - ALU and Register File.

    ALU is described in previous log.

    The register file combines eight 16-bit registers, 3-to-8 decoder and two 8-to-1  16-bit multiplexers. One of the registers can be selected to be written to, and at the same time, output from two others can be channelled to respective ALU inputs.

    Register File acts as sort of very small memory with 8 addressable words. Together with ALU it forms what I call Main Data Path -- the computing core of the processor, which by itself is quite capable. By feeding it the right sequence of commands it is possible to do multiplications and divisions, and probably some other functions not provided by ALU right away.

    Here is screenshot of it in current implementation (together with ALU instruction decoder):

  • ALU refining pt 2; updated approach to CPU design

    Pavel02/15/2021 at 09:06 0 comments

    Following are descriptions of design changes:

    1. Some reshuffling of ALU schematic -- mainly for more clarity (compare to schematic in one of the early logs):

    Most of the glue logic (individual gates controlling such things as carry flipping at subtraction) were moved to the functional blocks. The blocks themselves are redone with 74 family chip outlines to serve as the reference while building hardware -- as there were some unused pins/gates on those chips, the were repurposed for those glue logic functions.

    Operation description:

    There are 2 main 16-bit input busses (Src1 and Src2), one 8-bit input (Const), and one 16-bit output bus.

    For some operations the 8-bit constant is switched in instead of "Src2", using the Incrementor block;

    Next, the signal from "Src2" | "Const" goes through Negator block, which inverts it, alongside with "Carry_in" to facilitate subtraction.

    The signals then go in parallel through 4 blocks which do different operations:

    - adder takes "Src1" and (+/-)"Src2"|"Const", and outputs 16-bit sum;

    - logic operations unit uses the same values as adder, and outputs results of its own operations;

    - shifter works on "Src1" input and does simple and arithmetic left/right shifts and rotations through carry;

    - barrel rotator also works on "Src1" input, and does rotation to the left (0 to 15 bits)

    2. Slight change to command encoding - mending a couple of irregularities:

    Previously, there were two ways of doing ALU functions: the one where one of the two source registers was also a destination, and the other where destination could be the third specified register. Now the first version is only used with constant value, otherwise three arguments are specified in the instruction (two sources and destination for two-operand operations).

    There also was compare command which was interfering with three argument ops, where the registers 0 and 1 couldn't be used as destination. This interference is now overcome with different encoding of the compare instruction.

    3. More top-down approach for overall CPU design:

    When starting designing the CPU, I had no clear idea of what the addressing scheme would be, and how all its workings will be organised. The clearest ideas were that this should be 16-bit machine (16-bit data bus, and 16-bit instructions). That was dictated primarily by my assessment of possible complexities: 8-bit will have too complex addressing scheme and instruction encoding -- it most likely would be microcoded. On the other hand, 32-bit would be too much in terms of the sheer number of components needed at the level I wanted to build it (simplest logic gates). So the 16-bit seemed "the golden middle". 

    I wanted the machine to have a register file, a number of identical registers which are addressed in instruction, and to have an ALU capable of a adding, subtracting, logical operations and shifts, and also to have an ability to increment/decrement a value by a set number, thus a set of commands with 8-bit constant values. Overall this was constraining me to 8 registers in register file. This is also convenient, as for addressing 8 values, only one 3to8 decoder is needed, which a single IC.

    So, the ALU and Register File were the first parts which I had fairly good idea of what I want them to be. Not the other parts. So I started with building the ALU and then Register file in simulator, and then I was adding all other parts in the order I found them necessary at the time. This led to quite a complicated mess, which incrementally grew in its ability and complexity... and in difficulty of understanding of how it all works.

    That is why I am restarting almost from scratch (well, many parts are already done, they just need some tidying up), and having more holistic understanding of how I want this CPU to work I will recreate the simulation in a more clear and understandable way.

    Following is the high-level scheme of CPU parts:

    The scheme summarises the overall CPU design...

    Read more »

View all 23 project logs

Enjoy this project?

Share

Discussions

Peabody1929 wrote 01/25/2021 at 19:15 point

Have you considered using a 74HC283 4 bit full adder with carry lookahead?  Or do you want to implement the adder at the gate level?  Using 4 bit or 8 bit wide parts would make the schematic simpler to read and the board easier to build.

  Are you sure? yes | no

Pavel wrote 01/26/2021 at 07:59 point

This chip is nice of course. But I tried to use the individual gates as much as possible. It also was interesting for me to develop such circuit by myself.

  Are you sure? yes | no

peter wrote 12/20/2019 at 17:39 point

Hi, great project!! how did you the transfer from Digital software to schematics and PCB design? Any tools, or made by hand?

  Are you sure? yes | no

Pavel wrote 12/26/2019 at 05:33 point

All by hand. Digital has library of DIL shapes for chips, so I start with replacing conventional logic element shapes with these, and then use it as reference when soldering the thing. I do not make or order custom PCBs, all is point-to-point soldering on perfboard.

  Are you sure? yes | no

Ken Yap wrote 11/24/2019 at 14:15 point

So no byte addressing? I suppose that keeps the addressing simple. Still, it means you will waste half the storage for characters and character strings.

This is the kind of CPU BCPL was targetting, but to handle strings, BCPL first had byte packing and unpacking routines, and later the % infix byte indirection operator.

  Are you sure? yes | no

Pavel wrote 11/24/2019 at 17:07 point

Well, I have consciously made such choice. And it doesn't mean that half of the storage is wasted, as character set could be made richer with more pseudographics and other non-Latin scripts (in my country the script used is Cyrillic, for example), and also maybe colour info encoded in the higher bits. On the other hand, basic Unicode is also 16-bit, so going this route, the strings can be made just that.

And I intend to use fairly modern and capacious storage, so having text info using up twice as much space than it would if I used byte-addressable memory is not that big of a deal.

  Are you sure? yes | no

Julian wrote 08/20/2018 at 23:31 point

Nice.  I think yours might be the only project on this site using Digital other than my 6-bit CPU (https://hackaday.io/project/159003-c61). :)

Out of interest, in case you need it I have a Digital plug-in library that provides a variable width/length FIFO component, which I've implemented for my planned IO processor project but haven't got around to actually using yet.  If you have any need for such a thing, let me know, and I'll upload it somewhere so you can use it.

  Are you sure? yes | no

Similar Projects

Does this project spark your interest?

Become a member to follow this project and never miss any updates